ST62T30B datasheet(41/84 Pages) STMICROELECTRONICS

41 / 84 page

41/84

ST62T30B ST62E30B

I/O PORTS (Cont’d)

4.1.3 ARTimer alternate functions

As long as PWMEN (resp. OVFEN) bit is kept low,

the PA3/PWM (resp. PA2/OVF) pin is used as

standard I/O pin and therefore can be configured in

any mode through the DDR and OR registers.

If PWMEN (resp. OVFEN) bit is set, PA3/PWM (re-

sp. PA2/OVF) pin must be configured as output

through the DDR and OR registers to be used as

PWM (OVF) output of the ARTimer16. All output

modes are available.

PA4/CP1 or PA5/CP2 pins must be configured as

input through DDR register to allow CP1 or CP2

triggered input capture of the ARTimer16. All input

modes are available and I/O's can be read inde-

pendently of the ARTimer at any time. As long as

RLDSEL2, RLDSEL1 bits do not enable CP1 or

CP2 triggered capture, PA4/CP1 and PA5/CP2 are

standard I/O's configurable through DDR and OR

registers.

4.1.4 SPI alternate functions

PD2/Sin and PD1/Scl pins must be configured as

input through the DDR and OR registers to be

used as data in and data clock (Slave mode) for

the SPI. All input modes are available and I/O's

can be read independently of the SPI at any time.

PD3/Sout must be configured in open drain output

mode to be used as data out for the SPI. In output

mode, the value present on the pin is the port data

output, while serial transmission is possible only in

open drain mode.

4.1.5 UART alternate functions

PD4/RXD1 pin must be configured as input

through the DDR and OR registers to be used as

reception line for the UART. All input modes are

available and PD4 can be read independently of

the UART at any time.

PD5/TXD1 pin must be configured as output

through the DDR and OR registers to be used as

transmission line for the UART. Value present on

the pin in output mode is the Data register content

as long as no transmission is active.

ST62T30B Scheda tecnica(PDF) 41 Page - STMicroelectronics

ST62T30B Scheda tecnica(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Scheda tecnica Scarica

Link URL