| Motore di ricerca datesheet componenti elettronici |
|
ES9822PRO Scheda tecnica(PDF) 53 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9822PRO Scheda tecnica(HTML) 53 Page - ESS Technology,Inc |
|
53 / 126 page ![]() 0.3 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM 53 ES9822 PRO Product Datasheet Register 6: DSD CONFIG Bits [7:6] [5] [4] [3:2] [1] [0] Default 2'b00 1'b0 1'b0 2'b00 1'b0 1'b0 Bits Mnemonic Description [7:6] RESERVED NA [5] DSD_DDR Enables DSD double-data-rate (DDR) output. In the DDR mode, DSD data is valid on both pos/neg edges of DSD clock. Otherwise, DSD data is valid only on positive edge of DSD clock. [4] DSD_MASTER_MODE Enables DSD master mode and generates DSD clock. • 1'b0: Disabled (default) • 1'b1: Enabled [3:2] RESERVED NA [1] ENABLE_DSD_CLK_CH2 Enables Ch2 DSD encoding clock. • 1'b0: DSD clock disabled (default) • 1'b1: DSD clock enabled [0] ENABLE_DSD_CLK_CH1 Enables Ch1 DSD encoding clock. • 1'b0: DSD clock disabled (default) • 1'b1: DSD clock enabled |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |