| Motore di ricerca datesheet componenti elettronici |
|
WM8711SEDS/R Scheda tecnica(PDF) 13 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8711SEDS/R Scheda tecnica(HTML) 13 Page - Wolfson Microelectronics plc |
|
13 / 47 page ![]() Production Data WM8711 / WM8711L w PD Rev 4.3 September 2006 13 MASTER CLOCK TIMING MCLK t XTIL t XTIH t XTIY Figure 1 System Clock Timing Requirements Test Conditions AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25 oC, Slave Mode fs = 48kHz, MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information MCLK System clock pulse width high tXTIH 18 ns MCLK System clock pulse width low tXTIL 18 ns MCLK System clock cycle time tXTIY 54 ns MCLK Duty cycle 40:60 60:40 DIGITAL AUDIO INTERFACE – MASTER MODE BCLK (Output) DACLRC (Output) DACDAT t DLT t DHT t DL Figure 2 Digital Audio Data Timing - Master Mode Test Conditions AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, XTI/MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information DACLRC propagation delay from BCLK falling edge tDL 0 10 ns DACDAT setup time to BCLCK rising edge tDST 10 ns DACDAT hold time from BCLK rising edge tDHT 10 ns |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |