Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

WM8955BLGECO/V Scheda tecnica(PDF) 13 Page - Wolfson Microelectronics plc

Il numero della parte WM8955BLGECO/V
Spiegazioni elettronici  Stereo DAC For Portable Audio Applications
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WOLFSON [Wolfson Microelectronics plc]
Homepage  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8955BLGECO/V Scheda tecnica(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8955BLGECO/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
Production Data
WM8955BL
w
PD Rev 4.1 February 2007
13
Test Conditions
DBVDD = 3.3V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
DACLRC propagation delay from BCLK falling
edge
tDL
10
ns
DACDAT setup time to BCLK rising edge
tDST
10
ns
DACDAT hold time from BCLK rising edge
tDHT
10
ns
AUDIO INTERFACE TIMING – SLAVE MODE
BCLK
DACLRC
t
BCH
t
BCL
t
BCY
DACDAT
t
LRSU
t
DS
t
LRH
Figure 3 Digital Audio Data Timing – Slave Mode (see Control Interface)
Test Conditions
DBVDD = 3.3V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
BCLK cycle time
tBCY
50
ns
BCLK pulse width high
tBCH
20
ns
BCLK pulse width low
tBCL
20
ns
DACLRC setup time to BCLK rising edge
tLRSU
10
ns
DACLRC hold time from BCLK rising edge
tLRH
10
ns
DACDAT hold time from BCLK rising edge
tDH
10
ns
CONTROL INTERFACE TIMING – 3-WIRE MODE
CSB
SCLK
SDIN
t
CSL
t
DHO
t
DSU
t
CSH
t
SCY
t
SCH
t
SCL
t
SCS
LSB
t
CSS
Figure 4 Control Interface Timing – 3-Wire Serial Control Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com