www.ti.com

APPLICATION INFORMATION

THEORY OF OPERATION

INPUT CONFIGURATION

R

3

R

1a

L

1

L

2

R

1b

C

1a

C

1b

C

A

CP

1

CP

3

VINCM

1V

CP

4

CP

2

INP

INM

All switches OFF Resistance: 10 GW

ADS5510

SLAS499 – JANUARY 2007

The ADS5510 is a low-power, 11-bit, 125 MSPS, CMOS, switched capacitor, pipeline ADC that operates from a

single 3.3-V supply. The conversion process is initiated by a falling edge of the external input clock. Once the

signal is captured by the input S&H, the input sample is sequentially converted by a series of small resolution

stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges

are used to propagate the sample through the pipeline every half clock cycle. This process results in a data

latency of 17.5 clock cycles, after which the output data is available as a 11-bit parallel word, coded in either

straight offset binary or binary two's complement format.

The analog input for the ADS5510 consists of a differential sample-and-hold architecture implemented using the

switched capacitor technique shown in Figure 24.

A.

All Switches are ON in sampling phase which is approximately one half of a clock period.

Figure 24. Analog Input Stage

18

Submit Documentation Feedback