TMD37253 datasheet(21/56 Pages) OSRAM

21 / 56 page

Page 20

Datasheet, Public

Document Feedback

[v2-00] 2023-Mar-21

TMD3725 − Register Description

ATIME Register (Address 0x81)

Figure 21:

ATIME Register

The ATIME register controls the integration time of the ALS

ADCs. The timer is implemented with a down counter with 0x00

as the terminal count. The timer is clocked at a 2.8ms nominal

rate. Loading 0x00 will generate a 2.8ms integration time,

loading 0x01 will generate a 5.6ms integration time, and so

forth. The RC oscillator runs at 8MHz nominal rate. This gets

divided by 11 to generate the integration clock of 727kHz. One

count in ATIME (nominal 2.8ms) are 2.78ms. This is 2048

integration clock cycles: 125ns*11*8*256=2.8ms.

PTIME Register (Address 0x82)

Figure 22:

PTIME Register

Addr: 0x81

ATIME

Bit

Bit Name

Default

Access

Bit Description

7:0

ATIME

0x00

ALS/Color value that specifies the integration time in

2.78ms intervals. 0x00 indicates 2.8ms. The maximum

ALS value depends on the integration time. For every

2.78ms, the maximum value increases by 1024. This

means that to be able to reach ALS full scale, the

integration time has to be at least 64*2.8ms.

Value

Integration

Cycles

Integration

Time

Maximum

ALS Value

0x00

2.8ms

1023

0x01

5.6ms

2047

……

…

0x3F

180ms

65535

……

…

0xFF

256

719ms

65535

Addr: 0x82

PRATE

Bit

Bit Name

Default

Access

Bit Description

7:0

PTIME

0x1F

This register defines the duration of 1 Prox Sample,

which is (PTIME + 1)*88μs.

TMD37253 Scheda tecnica(PDF) 21 Page - OSRAM GmbH

TMD37253 Scheda tecnica(HTML) 21 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Scheda tecnica Scarica

Link URL