M68HC05 datasheet(84/118 Pages) FREESCALE

84 / 118 page

Instruction Set

MC68HC05C9A Advance Information Data Sheet, Rev. 4.1

Freescale Semiconductor

11.3.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers

and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the

first 256 memory locations.

11.3.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 11-4. Bit Manipulation Instructions

Instruction

Mnemonic

Bit Clear

BCLR

Branch if Bit Clear

BRCLR

Branch if Bit Set

BRSET

Bit Set

BSET

Table 11-5. Control Instructions

Instruction

Mnemonic

Clear Carry Bit

CLC

Clear Interrupt Mask

CLI

No Operation

NOP

Reset Stack Pointer

RSP

Return from Interrupt

RTI

Return from Subroutine

RTS

Set Carry Bit

SEC

Set Interrupt Mask

SEI

Stop Oscillator and Enable IRQ Pin

STOP

Software Interrupt

SWI

Transfer Accumulator to Index Register

TAX

Transfer Index Register to Accumulator

TXA

Stop CPU Clock and Enable Interrupts

WAIT

M68HC05 Scheda tecnica(PDF) 84 Page - Freescale Semiconductor, Inc

M68HC05 Scheda tecnica(HTML) 84 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL