XRT86VL34 datasheet(41/156 Pages) EXAR

41 / 156 page

XRT86VL34

REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 21: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

HEX ADDRESS: 0Xn118

BIT

FUNCTION

TYPE

DEFAULT

DESCRIPTION-OPERATION

DMA0 RST

R/W

DMA_0 Reset

This bit resets the transmit DMA (Write) channel 0.

0 = Normal operation.

1 = A zero to one transition resets the transmit DMA (Write) channel 0.

DMA0 ENB

R/W

DMA_0 Enable

This bit enables the transmit DMA_0 (Write) interface. After a transmit

DMA is enabled, DMA transfers are only requested when the transmit

buffer status bits indicate that there is space for a complete message

or cell.

The DMA write channel is used by the external DMA controller to

transfer data from the external memory to the HDLC buffers within the

T1 Framer. The DMA Write cycle starts by T1 Framer asserting the

DMA Request (REQ0) ‘low’, then the external DMA controller should

drive the DMA Acknowledge (ACK0) ‘low’ to indicate that it is ready to

start the transfer. The external DMA controller should place new data

on the Microprocessor data bus each time the Write Signal is Strobed

low if the WR is configured as a Write Strobe. If WR is configured as a

direction signal, then the external DMA controller would place new

data on the Microprocessor data bus each time the Read Signal (RD)

is Strobed low.

0 = Disables the transmit DMA_0 (Write) interface

1 = Enables the transmit DMA_0 (Write) interface

WR TYPE

R/W

Write Type Select

This bit selects the function of the WR signal.

0 = WR functions as a direction signal (indicates whether the current

bus cycle is a read or write operation) and RD functions as a data

strobe signal.

1 =WR functions as a write strobe signal

4 - 3 Reserved

Reserved

DMA0_CHAN(2)

R/W

Channel Select

These three bits select which T1 channel within the XRT86VL34 uses

the Transmit DMA_0 (Write) interface.

000 = Channel 0

001 = Channel 1

001 = Channel 2

011 = Channel 3

1xx = Reserved

DMA0_CHAN(1)

R/W

DMA0_CHAN(0)

R/W

XRT86VL34 Scheda tecnica(PDF) 41 Page - Exar Corporation

XRT86VL34 Scheda tecnica(HTML) 41 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL