M24256E-FDW6TP datasheet(10/46 Pages) STMICROELECTRONICS

10 / 46 page

5.3

Data input

During data input, the device samples serial data (SDA) on the rising edge of serial clock (SCL). For correct

device operation,serial data (SDA) must be stable during the rising edge of serial clock (SCL), and the serial data

(SDA) signal must change only when serial clock (SCL) is driven low.

5.4

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master

or slave device, releases serial data (SDA) after sending eight bits of data. During the 9th clock pulse period, the

receiver pulls serial data (SDA) low to acknowledge the receipt of the eight data bits.

5.5

Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a start

condition. Following this and unless delivered product with the pre programmed device address, the bus master

sends the device select code and byte address as specified in Table 5, Table 6 and Table 7.

Table 5. Device address

Features

Device type identifier

Chip enable address

Bit 0 (LSB)

Bit 7 (MSB)(1)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Memory

R/W

Identification page

R/W

Identification page lock

R/W

Configurable device address

R/W

1. The most significant bit, b7, is sent first.

Table 6. First word address

Features

Bit 7 (MSB)(1)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

Memory

X(2)

A14

A13

A12

A11

A10

Identification page

X(3)

Identification page lock

X(3)

Configurable device address

1. The most significant bit, b7, is sent first.

2. X = Don't care

3. For identification page do not use A15/A14/A13 equal to '110'

Table 7. Second word address

Features

Bit 7 (MSB)(1)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

Memory

Identification page

X(2)

Identification page lock

Configurable device address

1. The most significant bit, b7, is sent first.

2. X = Don't care

When the device select code is received, the device responds only if the bit 3, bit 2 and bit 1 values match the

values of the C2, C1 and C0 bits programmed in the configurable device address register.

M24256E-F

Data input

DS12687 - Rev 3

page 10/46

M24256E-FDW6TP Scheda tecnica(PDF) 10 Page - STMicroelectronics

M24256E-FDW6TP Scheda tecnica(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Scheda tecnica Scarica

Link URL