Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TDA8002AT/5/C2 Scheda tecnica(PDF) 10 Page - NXP Semiconductors

Il numero della parte TDA8002AT/5/C2
Spiegazioni elettronici  IC card interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8002AT/5/C2 Scheda tecnica(HTML) 10 Page - NXP Semiconductors

Back Button TDA8002AT/5/C2 Datasheet HTML 6Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 7Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 8Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 9Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 10Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 11Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 12Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 13Page - NXP Semiconductors TDA8002AT/5/C2 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
1997 Nov 04
10
Philips Semiconductors
Product specification
IC card interface
TDA8002
ACTIVATION SEQUENCE
From idle mode, the circuit enters the activation mode
when the microcontroller sets the CMDVCC line LOW or
sets the MODE line HIGH when the CMDVCC line is
already LOW. The internal circuitry is then activated, the
internal clock is activated and an activation sequence is
executed. When RST is enabled, it becomes the inverse of
RSTIN.
Figures 8 to 10 illustrate the activation sequence as
described below:
1. Step-up converter is started (t1 ≈ t0)
2. VCC rises from 0 to 5 V (t2 =t1 +112T)
3. I/O, AUX1, AUX2 are enabled and CLK is enabled
(t3 =t1 + 4T); a special circuitry ensures that I/O
remains below VCC during falling slope of VCC
4. CLK is set by setting RSTIN to HIGH (t4)
5. RST is enabled (t5 =t1 + 7T); after t5, RSTIN has no
further action on CLK, but is only controlling RST.
Fig.8 Activation sequence using RSTIN and CMDVCC.
handbook, full pagewidth
MGE736
OSC_INT/64
CMDVCC
VUP
VCC
I/O
CLK
RSTIN
RST
high - Z
tact
t0
t1
t2
t3
t4
t5
T = 25
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com