Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MCP3021 Scheda tecnica(PDF) 4 Page - Microchip Technology

Il numero della parte MCP3021
Spiegazioni elettronici  Low Power 10-Bit A/D Converter With I2C??Interface
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MICROCHIP [Microchip Technology]
Homepage  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3021 Scheda tecnica(HTML) 4 Page - Microchip Technology

  MCP3021 Datasheet HTML 1Page - Microchip Technology MCP3021 Datasheet HTML 2Page - Microchip Technology MCP3021 Datasheet HTML 3Page - Microchip Technology MCP3021 Datasheet HTML 4Page - Microchip Technology MCP3021 Datasheet HTML 5Page - Microchip Technology MCP3021 Datasheet HTML 6Page - Microchip Technology MCP3021 Datasheet HTML 7Page - Microchip Technology MCP3021 Datasheet HTML 8Page - Microchip Technology MCP3021 Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
MCP3021
DS21805A-page 4
 2003 Microchip Technology Inc.
TIMING SPECIFICATIONS
FIGURE 1-1:
Standard and Fast Mode Bus Timing Data.
Electrical Characteristics: All parameters apply at VDD = 2.7V - 5.5V, VSS = GND, TA = -40°C to +85°C.
Parameters
Sym
Min
Typ
Max
Units
Conditions
I2C Standard Mode
Clock frequency
fSCL
0—
100
kHz
Clock high time
THIGH
4000
ns
Clock low time
TLOW
4700
ns
SDA and SCL rise time
TR
1000
ns
From VIL to VIH (Note 1)
SDA and SCL fall time
TF
——
300
ns
From VIL to VIH (Note 1)
START condition hold time
THD:STA
4000
ns
START condition setup time
TSU:STA
4700
ns
Data input setup time
TSU:DAT
250
ns
STOP condition setup time
TSU:STO
4000
ns
STOP condition hold time
THD:STD
4000
ns
Output valid from clock
TAA
3500
ns
Bus free time
TBUF
4700
ns
Note 2
Input filter spike suppression
TSP
50
ns
SDA and SCL pins (Note 1)
I2C Fast Mode
Clock frequency
FSCL
0—
400
kHz
Clock high time
THIGH
600
ns
Clock low time
TLOW
1300
ns
SDA and SCL rise time
TR
20 + 0.1CB
300
ns
From VIL to VIH (Note 1)
SDA and SCL fall time
TF
20 + 0.1CB
300
ns
From VIL to VIH (Note 1)
START condition hold time
THD:STA
600
ns
START condition setup time
TSU:STA
600
ns
Data input hold time
THD:DAT
0—
0.9
ms
Data input setup time
TSU:DAT
100
ns
STOP condition setup time
TSU:STO
600
ns
STOP condition hold time
THD:STD
600
ns
Output valid from clock
TAA
——
900
ns
Bus free time
TBUF
1300
ns
Note 2
Input filter spike suppression
TSP
50
ns
SDA and SCL pins (Note 1)
Note 1:
This parameter is periodically sampled and not 100% tested.
2:
Time the bus must be free before a new transmission can start.
TF
THIGH
VHYS
TR
TSU:STA
TSP
THD:STA
TLOW
THD:DAT
TSU:DAT
TSU:STO
TBUF
TAA
SCL
SDA
IN
SDA
OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com