TDA8760KSLASH2 datasheet(10/28 Pages) PHILIPS

10 / 28 page

1996 Sep 12

Philips Semiconductors

Product speciﬁcation

10-bit high-speed analog-to-digital

converter

TDA8760

Switching characteristics

CLOCK FREQUENCY fclk (note 1; see Fig.3)

fclk(min)

minimum clock frequency

−−

MHz

fclk(max)

maximum clock frequency

TDA8760K/4

−−

MHz

TDA8760K/2

−−

MHz

tCPH

clock pulse width HIGH

note 7

−−

tCPL

clock pulse width LOW

−−

Analog signal processing in differential input mode; see Table 1; 50% clock duty factor;

VI(p-p) =VrefH − VrefL = 1.5 V

LINEARITY

ILE

DC integral linearity error

fclk = 4 MHz

−±1.0

±2.0

LSB

DLE

DC differential linearity error

fclk = 4 MHz

−±0.6

±1.0

LSB

AILE

AC integral linearity error

note 3

−±1.2

±2.0

LSB

OFE

offset error

VCCA =VCCD =VCCO =5V;

VI = VI; Tamb =25 °C;

output code = 511

−3

−

LSB

gain error; amplitude spread

between devices

VCCA =VCCD =VCCO =5V;

Tamb =25 °C;

VrefH − VrefL = 1.5 V

−10

−

+10

LSB

BANDWIDTH (fclk =40MHZ); note 9

Analog bandwidth

−1dB

−

140

−

MHz

−3dB

−

220

−

MHz

HARMONICS (fclk =40MHZ); see Figs 6, 8 and 9

fundamental harmonics

(full scale)

fi = 4.43 MHz

−−

0dB

fall

harmonics (full scale);

all components

fi = 4.43 MHz

second harmonics

−−70

−63

third harmonics

−−70

−63

THD

total harmonic distortion

fi = 4.43 MHz; note 2

−−65

−60

SIGNAL-TO-NOISE RATIO; notes 4 and 5; see Figs 6, 8 and 9

SNR

signal-to-noise ratio

without harmonics;

fclk = 40 MHz;

fi = 4.43 MHz; Tamb =25 °C

−

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

TDA8760K/2 Scheda tecnica(PDF) 10 Page - NXP Semiconductors

TDA8760K/2 Scheda tecnica(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Scheda tecnica Scarica

Link URL