EM78P311SXSSLASHXJ datasheet(21/68 Pages) EMC

21 / 68 page

EM78P311N

8-Bit Microcontroller

Product Specification (V1.0) 10.02.2006

• 17

(This specification is subject to change without further notice)

In using the external clock, data input sample is fixed at the middle of data output time.

Bit 6 ( DCOL )

: SPI Data collision.

DCOL = “0” :

No occurrence of Data collision

DCOL = “1” :

Data collision occurred. It should be cleared by software.

Bit 5 ~ Bit 3 ( BRS0 ~ BRS2 ) :

SPI Clock Source Select

BRS2

BRS1

BRS0

Clock Source

( Normal, Idle )

Max. Transfer Rate

( Fc = 8MHz )

Fc/2

0.95Kbit/s

Fc/2

3.8Kbit/s

Fc/2

7.6Kbit/s

Fc/2

30.5Kbit/s

Fc/2

122Kbit/s

Fc/2

244Kbit/s

External clock (/SCK pin)

Enable /ss pin

External clock (/SCK pin)

Disable /ss pin

Bit 2 ( EDS ) :

Data shift out edge select.

EDS = “0” :

Rising edge

EDS = “1” :

Falling edge

Bit 1 ( DORD ) :

Data transmission order.

DORD = “0” :

Shift left (MSB first)

DORD = “1” :

Shift right (LSB first)

Bit 0 ( WBE ) : Write buffer empty flag. Read only.

WBE = “0” :

Write buffer empty

WBE = “1” :

Not empty, set to “1” automatically when writing data to the data

buffer.

Bank 3 R6 SPIC2 (SPI Control Register 2)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SPIS

SPIM1

SPIM0

RBF

Bit 7 ( SPIS ) :

SPI start shift, set the bit to “1” and shift register starts to shift. It is

cleared by hardware when shifting is finished. In transferring the next data, it

must be set to “1” again.

SPIS = “0” :

Finish shifting

SPIS = “1” :

Start shifting

EM78P311SXS/XJ Scheda tecnica(PDF) 21 Page - ELAN Microelectronics Corp

EM78P311SXS/XJ Scheda tecnica(HTML) 21 Page - ELAN Microelectronics Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Scheda tecnica Scarica

Link URL