PIC16F946-ESLASHMLQTP datasheet(86/330 Pages) MICROCHIP

86 / 330 page

PIC16F913/914/916/917/946

DS41250F-page 84

3.9

PORTG and TRISG Registers

PORTG is an 8-bit port with Schmitt Trigger input

buffers. RG<5:0> are individually configured as inputs

or outputs, depending on the state of the port direction.

The port bits are also multiplexed with LCD segment

functions. PORTG is available on the PIC16F946 only.

EXAMPLE 3-7:

INITIALIZING PORTG

BANKSEL PORTG

;

CLRF

PORTG

;Init PORTG

BANKSEL TRISG

;

MOVLW

3Fh

;Set RG<5:0> as inputs

MOVWF

TRISG

;

PORTG: PORTG REGISTER(1)

U-0

R/W-x

—

RG5

RG4

RG3

RG2

RG1

RG0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7-6

Unimplemented: Read as ‘0’

bit 5-0

RG<5:0>: PORTG I/O Pin bits

= Port pin is >VIH min.

= Port pin is <VIL max.

Note 1:

PIC16F946 only.

TRISG: PORTG TRI-STATE REGISTER(1)

U-0

R/W-1

—

TRISG5

TRISG4

TRISG3

TRISG2

TRISG1

TRISG0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7-6

Unimplemented: Read as ‘0’

bit 5-0

TRISF<5:0>: PORTG Tri-State Control bits

= PORTG pin configured as an input (tri-stated)

= PORTG pin configured as an output

Note 1:

PIC16F946 only.

PIC16F946-E/MLQTP Scheda tecnica(PDF) 86 Page - Microchip Technology

PIC16F946-E/MLQTP Scheda tecnica(HTML) 86 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL