Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

STW5094AD Scheda tecnica(PDF) 15 Page - STMicroelectronics

Il numero della parte STW5094AD
Spiegazioni elettronici  18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW5094AD Scheda tecnica(HTML) 15 Page - STMicroelectronics

Back Button STW5094AD Datasheet HTML 11Page - STMicroelectronics STW5094AD Datasheet HTML 12Page - STMicroelectronics STW5094AD Datasheet HTML 13Page - STMicroelectronics STW5094AD Datasheet HTML 14Page - STMicroelectronics STW5094AD Datasheet HTML 15Page - STMicroelectronics STW5094AD Datasheet HTML 16Page - STMicroelectronics STW5094AD Datasheet HTML 17Page - STMicroelectronics STW5094AD Datasheet HTML 18Page - STMicroelectronics STW5094AD Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 51 page
background image
15/51
STw5094A
PROGRAMMABLE REGISTERS
Control Register CR0 Functions (Address: 0x00)
(1): significant in companded mode only
*: state at power on initialization
Control Register CR1 Functions (Address: 0x01)
(1) significant in companded mode only
*: state at power on initialization
X: reserved: write 0
76
543
21
0
Function
F(1:0)
VFS
CM
MA
IA
FF
B7
0
0
1
1
0
1
0
1
MCLK or AUXCLK = 512 kHz
MCLK or AUXCLK = 1.536 MHz
MCLK or AUXCLK = 2.048 MHz
MCLK or AUXCLK = 2.560 MHz
*
0
1
Voice Data Fs is 8 kHz
*
Voice Data Fs is 16 kHz
0
1
Linear code
*
Companded code
Linear Code
Companded Code
0
0
1
1
0
1
0
1
2-complement
*
sign and magnitude
2-complement
1-complement
µ-law: CCITT D3-D4
*
µ-law: Bare Coding
A-law including even bit inversion
A-law: Bare Coding
0
1
B1 and B2 consecutive
(1) *
B1 and B2 separated
(1)
0
1
8 bits time-slot
(1) *
7 bits time-slot
(1)
76
54
32
10
Function
DM(1:0)
MR
MX
EN
TS
DL
0
1
1
X
0
1
delayed data timing
*
non-delayed normal data timing
non-delayed reverse data timing
X
0
1
DR connected to RX path
*
CR2A connected to RX path
(1)
0
1
TX path connected to DX
*
CR3A connected to DX
(1)
0
1
PCM I/F disabled
*
PCM I/F enabled
0
1
B1 channel selected
*
B2 channel selected
(1)
0
1
Normal operation
*
Digital Loopback (Data from DR is sent to DX with 1 frame delay)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com