PPC440EP datasheet(76/84 Pages) AMCC

76 / 84 page

AMCC Proprietary

440EP – PPC440EP Embedded Processor

Revision 1.26 – April 25, 2007

Data Sheet

Figure 10. DDR SDRAM Read Data Path

In the following examples, the data strobes (DQS) and the data are shown to be coincident. There is actually a

slight skew as specified by the SDRAM specifications, and there can be additional skew due to loading and signal

routing. It is recommended that the signal length for all of the eight DQS signals be matched.

Table 22. I/O Timing—DDR SDRAM TSIN and TDIN

Notes:

1. TSIN = Delay from DQS at package pin to C on Stage 1 FF.

2. TDIN = Delay from data at package pin to D on Stage 1 FF.

3. Clock speed for the values in the table is 133MHz.

4. The time values for TSIN include 1/4 of a cycle at 133MHz (7.5ns x 0.25 = 1.875 ns).

Signal Name

TSIN (ns)

minimum

TSIN (ns)

maximum

Signal Name

TDIN (ns)

minimum

TDIN (ns)

maximum

DQS0

2.74

3.70

MemData00:07

0.86

1.87

DQS1

2.75

3.69

MemData08:15

0.87

1.86

DQS2

2.74

3.69

MemData16:23

0.89

1.86

DQS3

2.76

3.69

MemData24:31

0.88

1.85

DQS8

2.77

3.68

ECC0:7

0.89

1.83

Stage 1

Stage 2

Stage 3

RDSP

PLB bus

FF,

Data

Read Select

(SDRAM0_TR1)

DQS

1/4

Cycle

Delay

PLB Clock

Programmed

Delay

Package pins

Mux

Read Clock

FF Timing:

TIS = Input setup time = 0.2ns

TIH = Input hold time = 0.1ns

TP = Propagation delay (D to Q or C to Q) = 0.4ns maximum

ECC

FF: Flip-Flop

XL: Transparent Latch

PPC440EP Scheda tecnica(PDF) 76 Page - Applied Micro Circuits Corporation

PPC440EP Scheda tecnica(HTML) 76 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Scheda tecnica Scarica

Link URL