Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

HV57708 Scheda tecnica(PDF) 3 Page - Supertex, Inc

Il numero della parte HV57708
Spiegazioni elettronici  32MHz, 64-Channel Serial to Parallel Converter with Push-Pull Outputs
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  SUTEX [Supertex, Inc]
Homepage  http://www.supertex.com
Logo SUTEX - Supertex, Inc

HV57708 Scheda tecnica(HTML) 3 Page - Supertex, Inc

  HV57708 Datasheet HTML 1Page - Supertex, Inc HV57708 Datasheet HTML 2Page - Supertex, Inc HV57708 Datasheet HTML 3Page - Supertex, Inc HV57708 Datasheet HTML 4Page - Supertex, Inc HV57708 Datasheet HTML 5Page - Supertex, Inc HV57708 Datasheet HTML 6Page - Supertex, Inc HV57708 Datasheet HTML 7Page - Supertex, Inc  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
3
HV57708
DC Electrical Characteristics (Over operating supply voltages and temperature, unless otherwise noted)
Symbol
Parameter
Min
Max
Units
Conditions
I
DD
V
DD supply current
-
15
mA
V
DD = VDD max, fCLK = 8MHz
I
PP
High voltage supply current
-
100
µA
Outputs high
-
100
µA
Outputs low
I
DDQ
Quiescent V
DD supply current
-
100
µA
All V
IN = VDD
V
OH
High level output
HV
OUT
65
-
V
I
O = -15mA, VPP = +80V
D
OUT
V
DD - 0.5V
-
V
I
O = -100µA
V
OL
Low level output
HV
OUT
-
7.0
V
I
O = 12mA, VPP = +80V
D
OUT
-
0.5
V
I
O = 100µA
I
IH
High-level logic input current
-
1.0
µA
V
IH = VDD
I
IL
Low-level logic input current
-
-1.0
µA
V
IL = 0V
V
OC
High voltage clamp diode
-
1.0
V
I
OC = 1.0mA
AC Electrical Characteristics (T
A = 85°C max.
Logic signal inputs and Data inputs have t
r, tf ≤ 5ns [10% and 90% points])
Symbol
Parameter
Min
Max
Units
Conditions
f
CLK
Clock frequency
-
8
MHz
Per register
t
WL, tWH
Clock width high or low
62
-
ns
---
t
SU
Data set-up time before clock rises
10
-
ns
---
t
H
Data hold time after clock rises
15
-
ns
---
t
ON, tOFF
Time from latch enable to HV
OUT
-
500
ns
C
L = 15pF
t
DHL
Delay time clock to data high to low
-
70
ns
C
L = 15pF
t
DLH
Delay time clock to data low to high
-
70
ns
C
L = 15pF
t
DLE*
Delay time clock to LE low to high
25
-
ns
---
t
WLE
LE pulse width
25
-
ns
---
t
SLE
LE set-up time before clock rises
0
-
ns
---
* t
DLE is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR
output to stabilize).



Html Pages

1 2 3 4 5 6 7


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com