Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AS8267 Scheda tecnica(PDF) 67 Page - ams AG

Il numero della parte AS8267
Spiegazioni elettronici  Single-Phase 2-Current Energy Measurement Integrated Circuits with Microcontroller, RTC, Programmable Multi-Purpose I/Os
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AMSCO [ams AG]
Homepage  http://www.ams.com
Logo AMSCO - ams AG

AS8267 Scheda tecnica(HTML) 67 Page - ams AG

Back Button AS8267 Datasheet HTML 63Page - ams AG AS8267 Datasheet HTML 64Page - ams AG AS8267 Datasheet HTML 65Page - ams AG AS8267 Datasheet HTML 66Page - ams AG AS8267 Datasheet HTML 67Page - ams AG AS8267 Datasheet HTML 68Page - ams AG AS8267 Datasheet HTML 69Page - ams AG AS8267 Datasheet HTML 70Page - ams AG AS8267 Datasheet HTML 71Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 136 page
background image
Data Sheet AS8267 / AS8268
Revision 1.0, 19-Jun-07
Page 67 of 136
8.5
Serial Peripheral Interface (SPI)
The Serial Peripheral Interface (SPI) represents a synchronous, bit serial 4-wire interface for full-duplex data
transfer.
Depending on the operating mode (selectable by the sel_spi2 bit in the SCT enable signals register (9001h))
the interface can act as SPI2 Master/Slave interface (e.g. when an external EEPROM is connected) or as
SPI_FLASH interface (when used as interface to the Flash).
SPI
Interface
SPI_FLASH
sel_spi2
=0
Master
Mode
Slave
Mode
SPI2
sel_spi2
=1
Figure 8:
SPI Interface
8.5.1.
SPI2 Master/Slave Mode
In this mode the SPI can operate in master mode, whereas the external EEPROM works in slave mode.
The external EEPROM memory must fulfil the requirements described below. The EEPROM is selectable in
size from 1kByte to 32kByte in binary steps.
Key Features
-
Standard 4 wire synchronous serial interface (MISO, MOSI, SC, S_N)
-
Master/slave mode operation
-
8-bit word length (variable transmit/receive word optional)
-
Shift clock SC high when idle
-
MSB is always transmitted first
-
Four selectable clocking schemes (clock idle state / clock phase)
-
Selectable SPI clock rate divider (from mcu_clk/2 to mcu_clk/65536)
-
Three maskable interrupts (transmission complete, overrun, collision)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com