| Motore di ricerca datesheet componenti elettronici |
|
GL9714 Scheda tecnica(PDF) 28 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL9714 Scheda tecnica(HTML) 28 Page - GENESYS LOGIC |
|
28 / 46 page ![]() GL9714 PCI Express TM PIPE x4 PHY ©2004-2007 Genesys Logic Inc. - All rights reserved. Page 28 5.3 Receiver Data Path Per Lane Differential Recieiver Data Recovery Circuit (DRC) Serial to Paralle Elastic Buffer Loopback path to transmitter RXN RXP RXIDLE Clock Recovery Circuit 2.5 GHz K28.5 Detection RXVLD RXPLR Receiver Status RXSTS x10 x10 8b 10b Decoder x8 Optional 8, 16-bit Data x16 or x8 RXDK Recovered Symbol Clock Buffer Overflow/Underflow SKP Added/Removed Decode Error Disparity Error 250 MHz PCL Figure 5.3 - Receiver Data Path per Lane |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |