ISD5216PI datasheet(16/75 Pages) WINBOND

16 / 75 page

ISD5216

- 16 -

7.3.3. Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable

during the HIGH period of the clock pulse, as changes in the data line at this time will be interpreted

as a control signal. The same timing applies to both read and write.

7.3.4. ACKNOWLEDGE

The number of data bytes transferred between the start and stop conditions from transmitter to

receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is

a HIGH level signal put on the interface bus by the transmitter during which time the master generates

an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an

acknowledge after the reception of each byte. In addition, a master receiver must generate an

acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so

that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-

up and hold times must be taken into consideration). A master receiver must signal an end of data to

the transmitter by not generating an acknowledge on the last byte that has been clocked out of the

slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a

stop condition.

SDA

SCL

data line

stable;

data valid

changed

of data

allowed

Bit transfer on the I

2C-Bus

DATA OUTPUT

BY TRANSMITTER

DATA OUTPUT

BY RECEIVER

SCL FROM

MASTER

not acknowledge

acknowledge

dock pulse for

acknowledgement

START

condition

Acknowledge on the I

2C-bus

ISD5216PI Scheda tecnica(PDF) 16 Page - Winbond

ISD5216PI Scheda tecnica(HTML) 16 Page - Winbond

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Scheda tecnica Scarica

Link URL