www.ti.com

Byte Write Programming Sequence

1

7

1

1

8

1

1

1

S

Slave Address

Wr

A

A

A

P

DataByte

CommandCode

8

Byte Read Programming Sequence

1

7

1

1

1

1

1

1

S

Slave Address

Wr

A

A

S

Rd

A

8

1

1

DataByte

A

P

CommandCode

8

7

Slave Address

Block Write Programming Sequence

(1)

1

7

1

1

1

1

S

Slave Address

Wr

A

A

A

8

1

1

1

1

DataByte0

A

A

A

P

8

DataByteN-1

…

8

DataByte1

8

CommandCode

ByteCount=N

8

Block Read Programming Sequence

1

7

1

1

1

1

1

1

S

Slave Address

Wr

A

A

Sr

Rd

A

8

1

1

1

1

ByteCountN

A

A

A

P

DataByte0

…

DataByteN-1

8

CommandCode

7

Slave Address

8

8

Timing Diagram for the SDA/SCL Serial Control Interface

P

S

P

SCL

SDA

VIH

VIL

VIH

VIL

A

Bit7(MSB)

Bit6

Bit0(LSB)

CDCE913

CDCEL913

SCAS849A – JUNE 2007 – REVISED AUGUST 2007

Figure 8. Byte Write Protocol

Figure 9. Byte Read Protocol

(1)

Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose

and should not be overwritten.

Figure 10. Block Write Protocol

Figure 11. Block Read Protocol

Figure 12. Timing Diagram for SDA/SCL Serial Control Interface

12

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

Product Folder Link(s): CDCE913 CDCEL913