MPC8280 datasheet(1282/1386 Pages) FREESCALE

1282 / 1386 page

FCC Transparent Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

38-2

Freescale Semiconductor

•

Reverse data mode

•

Another protocol can be performed on the FCC’s other half (transmitter or receiver) during

transparent mode

•

External BD table

38.2

Transparent Channel Operation

The transparent transmitter and receiver operates in the same way as the HDLC controller of the FCC (see

Chapter 37, “FCC HDLC Controller”) except in the following ways:

1. The FPSMR does not affect the transparent controller, only the GFMR does.

2. In Table 37-1 on page 37-3, MFLR, HMASK, RFTHR, and RFCNT must be cleared for proper

operation of the transparent receiver.

3. Transmitter synchronization has to be achieved using CTS before the transmitter begins sending;

see Section 38.3, “Achieving Synchronization in Transparent Mode.”

38.3

Achieving Synchronization in Transparent Mode

Once the FCC transmitter is enabled for transparent operation in the GFMR, the TxBD is prepared for the

FCC, and the transmit FIFO is preloaded by the SDMA channel, transmit synchronization must be

established before data can be sent.

Similarly, once the FCC receiver is enabled for transparent operation in the GFMR and the RxBD is made

empty for the FCC, receive synchronization must occur before data can be received. The synchronization

process gives the user bit-level control of when the transmission and reception begins. The methods for

this are as follows:

•

An in-line synchronization pattern

•

External synchronization signals

•

Automatic sync

38.3.1

In-Line Synchronization Pattern

The transparent channel can be programmed to transmit and receive a synchronization pattern if

GFMR[SYNL]

≠ 0; see Section 30.2, “General FCC Mode Registers (GFMRx).” The pattern is defined in

the FDSR; see Section 30.4, “FCC Data Synchronization Registers (FDSRx).” GFMR[SYNL] defines the

SYNC pattern length. The synchronization pattern is shown in Figure 38-1.

Field

8-Bit Sync Pattern

—

Field

16-Bit Sync Pattern

(Second Byte)

(First Byte)

Figure 38-1. In-Line Synchronization Pattern

MPC8280 Scheda tecnica(PDF) 1282 Page - Freescale Semiconductor, Inc

MPC8280 Scheda tecnica(HTML) 1282 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL