TMPR4937 datasheet(63/552 Pages) TOSHIBA

63 / 552 page

Chapter 3 Signals

3-9

3.1.13 Initialization Signal

Table 3.1.13 Initialization Signal

Signal Name

Type

Description

Initial State

RESET*

Input

Reset

Reset signal.

Input

3.1.14 Test Signals

Table 3.1.14 Test Signals

Signal Name

Type

Description

Initial State

TEST[4:0]*

Input

Test Mode Setting

Test pins. These pins must be left open or fixed to High.

TEST[1]* may be used when debugging the system. Toshiba recommends that your

board design enable the pin to be driven low after the TX4937 is mounted on the PC

board. Contact Toshiba technical staff for more information on the TEST[1]* functions.

Input

3.1.15 Power Supply Pins

Table 3.1.15 Power Supply Pins

Signal Name

Type

Description

Initial State

PLL1VDD_A,

PLL2VDD_A

⎯

PLL Power Pins

PLL analog power supply pins.

PLL1VDD_A = 1.5 V. PLL2VDD_A = 1.5 V.

⎯

PLL1VSS_A,

PLL2VSS_A

⎯

PLL Ground Pins

PLL analog ground pins.

PLL1VSS_A = 0 V. PLL2VSS_A = 0 V.

⎯

VccInt

⎯

Internal Power Pins

Digital power supply pins for internal logic. VccInt = 1.5 V.

⎯

VccIO

⎯

I/O Power Pins

Digital power supply pins for input/output pins. VccIO = 3.3 V.

⎯

Vss

⎯

Ground Pins

Digital ground pins. Vss = 0 V.

⎯

TMPR4937 Scheda tecnica(PDF) 63 Page - Toshiba Semiconductor

TMPR4937 Scheda tecnica(HTML) 63 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL