TMP86CS64AFG datasheet(21/202 Pages) TOSHIBA

21 / 202 page

Page 11

TMP86CS64AFG

2. Operational Descriptions

2.1 CPU Core Function

The CPU core consists of a CPU, a system clock controller and an interrupt controller.

This chapter provides descriptions of the CPU core, the program memory, the data memory and the reset circuit.

2.1.1 Memory Address Map

TMP86CS64AFG memory consists of RAM and Special Function Register (SFR), which are mapped to a

64 Kbyte address space.

The TMP86CS64AFG memory consists of MaskROM, RAM, Special Function Register (SFR) and Data

Buffer Resister (DBR), which are mapped to a 64 kbyte address space.

Figure 2-1 shows the TMP86CS64AFG memory address map.

Figure 2-1 Memory Address Map

SFR

0000H

64 bytes

SFR:

RAM:

Special function register

I/O port

Peripheral hardware control register

Peripheral hardware status register

System control register

Program status word

Random access memory

Data memory

Stack

003FH

RAM

0040H

2048

bytes

083FH

DBR

0F80H

128

bytes

DBR:

Data buffer register

Peripheral hardware control register

Peripheral hardware status register

0FFFH

1000H

MaskROM:

Program memory

MaskROM

61440

bytes

FFC0H

Vector table for vector call instructions

(32 bytes)

FFDFH

FFE0H

Instruction vector table

(32 bytes)

FFFFH

TMP86CS64AFG Scheda tecnica(PDF) 21 Page - Toshiba Semiconductor

TMP86CS64AFG Scheda tecnica(HTML) 21 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL