| Motore di ricerca datesheet componenti elettronici |
|
KSZ9567R Scheda tecnica(PDF) 113 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9567R Scheda tecnica(HTML) 113 Page - Microchip Technology |
|
113 / 233 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS00002329E-page 113 KSZ9567R 5.1.6 GLOBAL SWITCH PTP CONTROL REGISTERS (0x0500 - 0x05FF) 5.1.6.1 Global PTP Clock Control Register Address: 0x0500 - 0x0501 Size: 16 bits Bits Description Type Default 15 Disable Switch Frequency Adjustment 1 = The switch timers, shapers and policing logic will NOT adjust the frequency based on PTP adjustments. 0 = The switch timers, shapers and policing logic will adjust the frequency based on PTP adjustments. R/W 0b 14:7 RESERVED RO 000_0000_0b 6 PTP Clock Step Adjustment Setting this bit will cause the time value in the Global PTP RTC Clock Nanosecond High Word Register and Global PTP RTC Clock Nanosecond High Word Register to be added to or subtracted from (based on the value of bit 5) the PTP clock. R/W SC 0b 5 PTP Step Direction Direction control for PTP step adjustment mode. 1 = Add the time value 0 = Subtract the time value R/W 0b 4 PTP Clock Read Setting this bit will cause the current PTP clock value to be copied into registers 0x0502 to 0x050B. R/W SC 0b 3 PTP Clock Load Setting this bit will cause the PTP clock to be loaded with the time value in registers 0x0502 to 0x050B. R/W SC 0b 2 PTP Clock Continuous Adjustment When continuous adjustment is enabled, the SUB-NS_RATE value in the Global PTP Clock Sub-Nanosecond Rate High Word Register and Global PTP Clock Sub-Nanosecond Rate Low Word Register is added to or subtracted from (based on the PTP_RATE_DIR bit in the Global PTP Clock Sub-Nanosecond Rate High Word Register) the PTP clock on every 25MHz clock cycle. 1 = Enable continuous adjustment 0 = Disable continuous adjustment R/W 0b 1 Enable PTP Clock 1 = Enable PTP clocking 0 = Disable PTP clocking Note: The PTP Clock must be enabled when using the time stamp units (TSU) or trigger output units (TOU), even if IEEEE 1588 is not implemented. R/W 0b 0 Reset PTP Clock Setting this bit will reset the PTP clock. R/W SC 0b |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |