| Motore di ricerca datesheet componenti elettronici |
|
ADIN1111BCPZ-R7 Scheda tecnica(PDF) 69 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1111BCPZ-R7 Scheda tecnica(HTML) 69 Page - Analog Devices |
|
69 / 109 page ![]() Data Sheet ADIN1111 REGISTERS analog.com Rev. A | 69 of 109 Table 112. Bit Descriptions for P1_RX_CRC_EN (Continued) Bits Bit Name Description Reset Access 0 P1_CRC_CHK_EN CRC Check Enable on Receive. 0x1 R/W P1 Receive Interframe Gap Register Address: 0xB5, Reset: 0x0000000A, Name: P1_RX_IFG Table 113. Bit Descriptions for P1_RX_IFG Bits Bit Name Description Reset Access [31:6] RESERVED Reserved. 0x0 R [5:0] P1_RX_IFG Interframe Gap. The receive MAC checks that the IFG is greater than P1_RX_IFG × 8 bit times. If the received IFG is too small, the MAC drops the received frame and asserts P1_RX_IFG_ERR. The maximum value supported in this field is 63 decimal. 0xA R/W P1 Max Receive Frame Length Register Address: 0xB6, Reset: 0x00000618, Name: P1_RX_MAX_LEN Maximum receive frame length in bytes. Table 114. Bit Descriptions for P1_RX_MAX_LEN Bits Bit Name Description Reset Access [31:16] RESERVED Reserved. 0x0 R [15:0] P1_MAX_FRM_LEN Maximum Frame Length on Receive. 0x618 R/W P1 Min Receive Frame Length Register Address: 0xB7, Reset: 0x00000040, Name: P1_RX_MIN_LEN Minimum receive frame length in bytes. Table 115. Bit Descriptions for P1_RX_MIN_LEN Bits Bit Name Description Reset Access [31:16] RESERVED Reserved. 0x0 R [15:0] P1_MIN_FRM_LEN Minimum frame length on receive. 0x40 R/W P1 Rx Low Priority FIFO Frame Count Register Address: 0xB8, Reset: 0x00000000, Name: P1_LO_RFC The number of frames in the receive FIFO. Table 116. Bit Descriptions for P1_LO_RFC Bits Bit Name Description Reset Access [31:9] RESERVED Reserved. 0x0 R [8:0] P1_LO_RFC Receive Frame Count for the Low Priority FIFO. The number of frames in the Rx FIFO. Provided for debug purposes. In store and forward mode, the host software only needs to know that there is at least one frame available. See P1_RX_RDY in the Status Register 1 section. 0x0 R P1 Rx High Priority FIFO Frame Count Register Address: 0xB9, Reset: 0x00000000, Name: P1_HI_RFC |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |