AS3953B datasheet(34/65 Pages) AMSOSRAM

34 / 65 page

ams Datasheet

Page 33

[v1-04] 2016-Jan-07

Document Feedback

AS3953B − Application Information

Reading of Data from Addressable Registers

(Register Read Mode)

After the SPI operation mode bits the address of register to be

read has to be provided from the MSB to the LSB. Then one or

more data bytes are transferred to MISO output, always from

the MSB to the LSB. As in case of the write mode also the read

mode supports auto-incrementing address.

MOSI is sampled at the falling edge of SCLK (like shown in the

following diagrams); data to be read from the AS3953B internal

sampled by the master at the falling edge of SCLK.

In case the register on defined address does not exist all ‘0’ data

is sent to MISO.

In the following figure example for reading of single byte is

given.

Figure 43:

Reading of a Single Register

SCLK rising

edge Data is

moved from

Address

<A4-A0>

/SS rising

edge signals

end of READ

Mode

Three leading

bits indicate

Mode

SCLK rising

edge Data is

transfered

from µC

SCLK falling

edge Data is

sampled

SCLK falling

edge Data is

transfered to

µC

/SS

SCLK

MOSI

MISO

AS3953B Scheda tecnica(PDF) 34 Page - ams-OSRAM AG

AS3953B Scheda tecnica(HTML) 34 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL