TBD datasheet(41/80 Pages) FREESCALE

41 / 80 page

Electrical Characteristics

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Freescale Semiconductor

Figure 10 shows the DDR SDRAM output timing diagram.

Figure 11 provides the AC test load for the DDR bus.

2.7.5

Serial RapidIO Timing and SGMII Timing

2.7.5.1

AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK

Table 29 lists AC requirements.

Figure 10. DDR SDRAM Output Timing

Figure 11. DDR AC Test Load

Table 29. SDn_REF_CLK and SDn_REF_CLK AC Requirements

Parameter Description

Symbol

Min

Typical

Max

Units

Comments

REFCLK cycle time

tREF

—

10 (8, 6.4)

—

8 ns applies only to serial RapidIO system

with 125-MHz reference clock. 6.4 ns

applies only to serial RapidIO systems with

a 156.25 MHz reference clock.

Note:

SGMII uses the 8 ns (125 MHz)

value only.

REFCLK cycle-to-cycle

jitter

tREFCJ

—

Difference in the period of any two

adjacent REFCLK cycles

Phase jitter

tREFPJ

–40

—

Deviation in edge location with respect to

mean edge location

ADDR/CMD

tDDKHAS, tDDKHCS

tDDKHMH

tDDKLDS

tDDKHDS

MDQ[x]

MDQS[n]

MCK[n]

tMCK

tDDKLDX

tDDKHDX

tDDKHAX ,tDDKHCX

Write A0

NOOP

tDDKHME

tDDKHMP

Output

Z0 = 50 Ω

RL = 50 Ω

VDDDDR/2

TBD Scheda tecnica(PDF) 41 Page - Freescale Semiconductor, Inc

TBD Scheda tecnica(HTML) 41 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL