68HC05PL4B datasheet(39/98 Pages) FREESCALE

Il numero della parte	68HC05PL4B

Spiegazioni elettronici	Industry standard 8-bit M68HC05 CPU core

PDF	98 Pages

Scroll/Zoom	100%

Produttore elettronici	FREESCALE [Freescale Semiconductor, Inc]

Homepage	http://www.freescale.com

Logo

39 / 98 page

April 30, 1998

GENERAL RELEASE SPECIFICATION

MC68HC05PL4

RESETS

REV 2.0

5-7

5.5

RESET CHARACTERISTICS

Table 5-1. Reset Characteristics

Figure 5-6. Stop Recovery Timing Diagram

Characteristic

Symbol

Min

Typ

Max

Unit

POR Recovery Voltage2

VPOR

—

100

POR VDD Slew Rate2

Rising2

Falling2

SVDDR

SVDDF

—

0.1

0.05

V/ms

RESET Pulse Width (when bus clock active)

tRL

1.5

—

tCYC

RESET Pulldown Pulse Width (from internal reset)

tRPD

3—4

tCYC

Note:

1. +2.0 ≤ VDD ≤ +4.0 V, VSS = 0 V, TL ≤ TA ≤ TH, unless otherwise noted

2. By design, not tested.

PCH

NEW

1FFE

tRL

OSC11

RESET

Internal

Clock3

Internal

Address

Bus3

4096

NOTES:

1. Represents the internal gating of the OSC1 pin

2. Normal delay of 4064 tCYC

3. Internal timing signal and data information not available externally.

Internal

Data

Bus3

1FFF

NEW PCH NEW PCL

PCL

NEW

code

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC05PL4B Scheda tecnica(PDF) 39 Page - Freescale Semiconductor, Inc

68HC05PL4B Scheda tecnica(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Scheda tecnica Scarica

Link URL