X24C01P datasheet(7/14 Pages) ICMIC

7 / 14 page

X24C01

Sequential Read

Sequential read is initiated in the same manner as the

byte read. The first data byte is transmitted as with the

byte read mode, however, the master now responds

with an acknowledge, indicating it requires additional

data. The X24C01 continues to output data for each

acknowledge received. The read operation is termi-

nated by the master; by not responding with an acknowl-

edge and by issuing a stop condition.

The data output is sequential, with the data from address

n followed by the data from n + 1. The address counter

for read operations increments all address bits, allowing

the entire memory contents to be serially read during

one operation. At the end of the address space (address

127) the counter “rolls over” to zero and the X24C01

continues to output data for each acknowledge re-

ceived. Refer to Figure 8 for the address, acknowledge

and data transfer sequence.

Figure 8. Sequential Read

3837 FHD F13

Figure 9. Typical System Configuration

MASTER

TRANSMITTER/

RECEIVER

SLAVE

RECEIVER

SLAVE

TRANSMITTER/

RECEIVER

MASTER

TRANSMITTER

MASTER

TRANSMITTER/

RECEIVER

PULL-UP

RESISTORS

SDA

SCL

3837 FHD F14

BUS ACTIVITY:

SDA LINE

BUS ACTIVITY:

X24C01

ADDRESS

DATA n+x

DATA n

DATA n+1

DATA n+2

X24C01P Scheda tecnica(PDF) 7 Page - IC MICROSYSTEMS

X24C01P Scheda tecnica(HTML) 7 Page - IC MICROSYSTEMS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Scheda tecnica Scarica

Link URL