ADS5281IPFPR datasheet(23/41 Pages) TI

Il numero della parte	ADS5281IPFPR

Spiegazioni elettronici	12-Bit Octal-Channel ADC Family Up to 65MSPS

PDF	41 Pages

Scroll/Zoom	100%

Produttore elettronici	TI [Texas Instruments]

Homepage	http://www.ti.com

Logo

23 / 41 page

www.ti.com

BIT CLOCK PROGRAMMABILITY

ADCLK

LCLK

OUT

PHASE_DDR<1:0>= '00'

PHASE_DDR<1:0>= '01'

PHASE_DDR<1:0>= '10'

PHASE_DDR<1:0>= '11'

ADCLK

LCLK

OUT

ADCLK

LCLK

OUT

ADCLK

LCLK

OUT

ADCLK

LCLK

OUT

ADS5281

ADS5282

SBAS397E – DECEMBER 2006 – REVISED JANUARY 2008

The output interface of the ADS528x is normally a DDR interface, with the LCLK rising edge and falling edge

transitions in the middle of alternate data windows. This default phase is shown in Figure 1.

Figure 1. Default Phase of LCLK

The phase of LCLK can be programmed relative to the output frame clock and data using bits

PHASE_DDR<1:0>. The LCLK phase modes are shown in Figure 2.

Figure 2. Phase Programmability Modes for LCLK

Submit Documentation Feedback

Product Folder Link(s): ADS5281 ADS5282

ADS5281IPFPR Scheda tecnica(PDF) 23 Page - Texas Instruments