MDT10P57

This specification are subject to be changed without notice. Any latest information please preview

http;//www.mdtic.com.tw

P.4

2007/4

Ver. 1.1

(4) STATUS (Status register): R03

Bit

Symbol

Function

0

1

2

3

4

5

7~6

C

HC

Z

PF

TF

RBS0

--

Carry bit

Half Carry bit

Zero bit

Power loss Flag bit

WDT Timer overflow Flag bit

Register Bank Select bit:

0: 00H~7FH (Bank0)

1: 80H~FFH (Bank1)

General purpose bit

(5) MSR (Memory Bank Select Register): R04

Memory Bank Select Register:

0: 00~7F (Bank0)

1: 80~FF (Bank1)

b7

b6

b5

b4

b3

b2

b1

b0

Indirect Addressing Mode

(6) PORT A: R05 (PA5~PA0, I/O Register)

(7) PORT B: R06 (PB5~PB0, I/O Register)

(8) PCHLAT: R0A (High byte of PC)

Bit

Function

4~0 High byte of PC.

7~5 Unimplemented, reads as ’0’.

(9) INTS (Interrupt Status Register): R0B

Bit

Symbol

Function

0

RAIF

PORT A change interrupt flag. Set when PA0, PA1, PA3 inputs

change.

1

INTF

Set when INT interrupt occurs. INT interrupt flag.

2

TIF

Set when TMR0 overflows.

3

RAIE

0: disable PA change interrupt.

1: enable PA change interrupt.

4

INTS

0: disable INT interrupt.

1: enable INT interrupt.

5

TIS

0: disable TMR0 interrupt.

1: enable TMR0 interrupt.