Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CDCE925PW Scheda tecnica(PDF) 26 Page - Texas Instruments

Il numero della parte CDCE925PW
Spiegazioni elettronici  CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

CDCE925PW Scheda tecnica(HTML) 26 Page - Texas Instruments

Back Button CDCE925PW Datasheet HTML 22Page - Texas Instruments CDCE925PW Datasheet HTML 23Page - Texas Instruments CDCE925PW Datasheet HTML 24Page - Texas Instruments CDCE925PW Datasheet HTML 25Page - Texas Instruments CDCE925PW Datasheet HTML 26Page - Texas Instruments CDCE925PW Datasheet HTML 27Page - Texas Instruments CDCE925PW Datasheet HTML 28Page - Texas Instruments CDCE925PW Datasheet HTML 29Page - Texas Instruments CDCE925PW Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 40 page
background image
[
]
N
N
NP
if P
0 then P = 0
Q= int
R = N'
M
Q
M
M
2
'
4 int log
æ
ö
æ
ö
= -
<
-
´
ç
÷
ç
÷
è
ø
è
ø
26
CDCE925, CDCEL925
SCAS847I – JULY 2007 – REVISED OCTOBER 2016
www.ti.com
Product Folder Links: CDCE925 CDCEL925
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
Typical Application (continued)
The PLL internally operates as fractional divider and needs the following multiplier/divider settings:
where
N
′ = N × 2
P
N
≥ M
80 MHz
≤ ƒVCO ≤ 230 MHz
16
≤ q ≤ 63
0
≤ p ≤ 4
0
≤ r ≤ 511
(3)
Example:
for ƒIN = 27 MHz; M = 1; N = 4; Pdiv = 2;
for ƒIN = 27 MHz; M = 2; N = 11; Pdiv = 2;
→ fOUT = 54 MHz
→ fOUT = 74.25 MHz
→ fVCO = 108 MHz
→ fVCO = 148.50 MHz
→ P = 4 – int(log24) = 4 – 2 = 2
→ P = 4 – int(log25.5) = 4 – 2 = 2
→ N′’ = 4 × 22 = 16
→ N′’ = 11 × 22 = 44
→ Q = int(16) = 16
→ Q = int(22) = 22
→ R = 16 – 16 = 0
→ R = 44 – 44 = 0
The values for P, Q, R, and N’ are automatically calculated when using TI Pro-Clock™ software.
10.2.2.3 Crystal Oscillator Start-Up
When the CDCEx925 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared
to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal
input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 µs compared to
approximately 10 µs of lock time. In general, lock time is an order of magnitude less compared to the crystal
start-up time.
Figure 18. Crystal Oscillator Start-Up vs PLL Lock Time
10.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling
The frequency for the CDCEx925 is adjusted for media and other applications with the VCXO control input VCtrl.
If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com