| Motore di ricerca datesheet componenti elettronici |
|
ST10F271Z1 Scheda tecnica(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271Z1 Scheda tecnica(HTML) 79 Page - STMicroelectronics |
|
79 / 185 page ![]() ST10F271Z1 System reset 79/185 V18 and ground: the internal 1.8V drivers are sized to drive currents of several tens of Ampere, so the current shall be limited by the external hardware. The limit of current is imposed by power dissipation considerations (Refer to Electrical Characteristics Section). In next Figures 17 and 18 Asynchronous Power-on timing diagrams are reported, respectively with boot from internal or external memory, highlighting the reset phase extension introduced by the embedded Flash module when selected. Note: Never power the device without keeping RSTIN pin grounded: the device could enter in unpredictable states, risking also permanent damages. Figure 17. Asynchronous power-on RESET (EA = 1) RSTF P0[15:13] P0[12:2] transparent transparent P0[1:0] not t. not transparent FLARST V18 XTAL1 ... ≤ 2 TCL RST ≤ 1 ms Latching point of Port0 for system start-up configuration VDD ≥ 1 ms (for on-chip VREG stabilization) RPD IBUS-CS ≤ 1.2 ms (for resonator oscillation + PLL stabilization) ≤ 10.2 ms (for crystal oscillation + PLL stabilization) RSTIN (After Filter) ≤ 500 ns ≥ 50 ns 7 TCL 3..4 TCL (Internal) not t. not t. not t. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |