TSC2012IDT datasheet(33/50 Pages) STMICROELECTRONICS

33 / 50 page

Figure 66. Capacitive load response at Vcc = 3.3 V with a step of 100 mV

-4µ

4µ

8µ

12µ

-100

-80

-60

-40

-20

100

-1000

-900

-800

-700

-600

-500

-400

-300

-200

-100

100

200

300

400

500

600

700

800

900

1000

Time (s)

Sample and hold

Vout

Vcc=3.3V, Vicm=1.65V, Vsense=0Vpp

T=25°C,

50kHz square signal of 100mV amplitude

injected in the output through 40pF

The effect of the ADC sampling and hold can be easily smoothed thanks to an RC filter. As suggested on the

schematic below. The capacitor of the external filter must be chosen much higher than the internal ADC capacitor,

in order to easily absorb the sudden voltage variation on the output due to the sampling and hold of the ADC. The

resistance must be chosen accordingly to the application speed of the system in order not to impact the whole

application. The main advantage of using an RC filter is to have an antialiasing system. For sure the used ADC

must have sample and hold conversion in accordance with the RC filter value, in order to let the output recover

before sampling.

Figure 67. RC filter when driving ADC

In the figure Figure 68. Capacitive load response at Vcc = 3.3 V with 720 kHz RC filter an Rs = 470 Ω resistance

and a Ct = 470 pF capacitance have been set. Given a low-pass filter of 720 kHz and a response time of roughly

660 ns.

In the figure Figure 69. Capacitive load response at Vcc = 3.3 V with 194 kHz RC filter an Rs = 820 Ω resistance

and a Ct = 1 nF capacitance have been set. Given a low-pass filter of 194 kHz and a response time of roughly 2.5

µs.

TSC2010, TSC2011, TSC2012

Application information

DS13057 - Rev 7

page 33/50

TSC2012IDT Scheda tecnica(PDF) 33 Page - STMicroelectronics

TSC2012IDT Scheda tecnica(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Scheda tecnica Scarica

Link URL