7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification,

and TI does not warrant its accuracy or completeness. TI’s customers are responsible for

determining suitability of components for their purposes, as well as validating and testing their design

implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the

Section 4.2.

Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single

supply, TI recommends a 0.1-μF capacitor and if there are multiple VCC terminals then TI recommends a 0.01-μF

or 0.022-μF capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different

frequencies of noise. Frequencies of 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor

should be installed as close as possible to the power terminal for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two

inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins

should not be left unconnected because the undefined voltages at the outside connections result in undefined

operational states. Specified below are the rules that must be observed under all circumstances. All unused

inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic

level that should be applied to any particular unused input depends on the function of the device. Generally they

will be tied to GND or VCC whichever make more sense or is more convenient. Floating outputs is generally

acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs

section of the part when asserted. This will not disable the input section of the I.O’s so they also cannot float

when disabled.

7.2.2 Layout Example

1

2

3

4

5

6

7

14

13

12

11

10

9

8

1A

1B

2A

2B

2Y

GND

V

CC

4B

4A

3B

3A

3Y

GND

V

CC

4Y

1Y

0.1

F

Unused inputs

tied to VCC

Bypass capacitor

placed close to

the device

Avoid 90°

corners for

signal lines

Recommend GND flood fill for

improved signal isolation, noise

reduction, and thermal dissipation

Unused output

left floating

Figure 7-1. Layout Example for the CDx4AC00

www.ti.com

CD54AC00, CD74AC00

SCHS303D – JANUARY 2001 – REVISED JULY 2024

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

9

Product Folder Links: CD54AC00 CD74AC00