 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
L9300 Scheda tecnica(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9300 Scheda tecnica(HTML) 41 Page - STMicroelectronics |
|
|
41 / 178 page  9 Reset 9.1 Resets outputs 9.1.1 Reset outputs functional description The device provides two different reset signals RES1 and RES2: RES1 is the logic OR of VDD3 undervoltage/ overvoltage, VDD4 undervoltage/overvoltage and watchdog fault (details on watch dog reset conditioning is reported in the watchdog section). RES2 is triggered only by an undervoltage or overvoltage on VDD3. Both RES1 and RES2 are open drain circuits. RES1 is bidirectional. When the RES1 is driven low (by internal or external command) automatically all the drivers are disabled. An echo of reset signal driven low from external condition is detected and latched into Service Fault SPI register to let the microcontroller understand the fault generation mechanism after the reset signal disappears. Both the reset signals are active low. Figure 22. Reset generation GADG1707170843PS L9300 Reset DS12258 - Rev 5 page 41/178 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
