XIO2001IPNP datasheet(21/145 Pages) TI2

21 / 145 page

6.11 PCI Bus Timing Requirements

over recommended operating conditions(1)

PARAMETER

TEST

CONDITION

33 MHz

66 MHz

UNIT

MIN

MAX

MIN

MAX

tpd

CLK to shared signal valid propagation delay time

CL = 50 pF

CL = 30 pF

CLK to shared signal invalid propagation delay time

CL = 50 pF

CL = 30 pF

tON

tEnable time, high-impedance-to-active delay time from CLK

CL = 50 pF

CL = 30 pF

tOFF

Disable time, active-to-high-impedance delay time from CLK

CL = 50 pF

CL = 30 pF

tsu

Setup time on shared signals before CLK valid (rising edge)

Hold time on shared signals after CLK valid (rising edge)

(1)

The PCI shared signals are AD31:0, C/BE[3:0], FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL, LOCK, SERIRQ, PAR, PERR, SERR,

and CLKRUN.

6.12 Power-Up/-Down Sequencing

The bridge contains both 1.5-V and 3.3-V power terminals. The following power-up and power-down sequences

describe how power is applied to these terminals.

In addition, the bridge has three resets: PERST, GRST and an internal power-on reset. These resets are fully

described in Section 8.3.1. The following power-up and power-down sequences describe how PERST is applied

to the bridge.

The application of the PCI Express reference clock (REFCLK) is important to the power-up/-down sequence and

is included in the following power-up and power-down descriptions.

6.12.1 Power-Up Sequence

1. Assert GRST and PERST to the device.

2. Apply 1.5-V and 3.3-V voltages.

3. Deassert GRST.

4. Apply a stable PCI Express reference clock.

5. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two delay

requirements are satisfied:

• Wait a minimum of 100 μs after applying a stable PCI Express reference clock. The 100-μs limit satisfies

the requirement for stable device clocks by the deassertion of PERST.

• Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable

power by the deassertion of PERST.

See the power-up sequencing diagram in Figure 6-1.

www.ti.com

XIO2001

SCPS212J – MAY 2009 – REVISED JANUARY 2021

Submit Document Feedback

Product Folder Links: XIO2001

XIO2001IPNP Scheda tecnica(PDF) 21 Page - Texas Instruments

XIO2001IPNP Scheda tecnica(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL