TLV172IDBVT datasheet(21/49 Pages) TI2

21 / 49 page

100

1000

0.01

0.1

100

1000

LOAD (nF)

60°Phase Margin

45°Phase Margin

C041

AOL

100

10k

100k

100

120

10M

100M

Frequency (Hz)

20 dB

ROC

dec

40 dB

1 dec

ISO

LOAD

ISO

LOAD

TLV172, TLV2172, TLV4172

www.ti.com

SBOS784C – NOVEMBER 2016 – REVISED JANUARY 2019

Product Folder Links: TLV172 TLV2172 TLV4172

Submit Documentation Feedback

Typical Application (continued)

Figure 30. Unity-Gain Amplifier With RISO Compensation

Typically, ROC stability analysis is simulated. The validity of the analysis depends on multiple factors, especially

the accurate modeling of Ro. In addition to simulating the ROC, a robust stability analysis includes a

measurement of overshoot percentage and AC gain peaking of the circuit using a function generator,

oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 3

shows the overshoot percentage and AC gain peaking that correspond to phase margins of 45° and 60°. For

more details on this design and other alternative devices that can replace the TLVx172, see the Capacitive Load

Drive Solution Using an Isolation Resistor precision design.

Table 3. Phase Margin versus Overshoot and AC Gain

Peaking

PHASE

MARGIN

OVERSHOOT

AC GAIN PEAKING

45°

23.3%

2.35 dB

60°

8.8%

0.28 dB

9.2.3 Application Curve

The values of RISO that yield phase margins of 45º and 60º for various capacitive loads are determined using the

described methodology. Figure 31 shows the results.

Figure 31. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

TLV172IDBVT Scheda tecnica(PDF) 21 Page - Texas Instruments

TLV172IDBVT Scheda tecnica(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Scheda tecnica Scarica

Link URL