CC113LRGPR datasheet(24/87 Pages) TI2

24 / 87 page

DATA

DRATE _ E

XOSC

DRATE _ M

256

DATA

XOSC

DRATE _ E

log

DRATE _ E

DATA

XOSC

(256 DRATE _ M) 2

CC113L

SWRS108B – MAY 2011 – REVISED JUNE 2014

www.ti.com

5.7

Data Rate Programming

The data rate expected in receive mode is programmed by the MDMCFG3.DRATE_M and the

MDMCFG4.DRATE_E configuration registers. The data rate is given by the formula below. As the formula

shows, the programmed data rate depends on the crystal frequency.

(1)

The following approach can be used to find suitable values for a given data rate:

(2)

(3)

If DRATE_M is rounded to the nearest integer and becomes 256, increment DRATE_E and use

DRATE_M = 0.

The data rate can be set from 0.6 kBaud to 500 kBaud with the minimum step size according to

Table 5-3. See Section 4.4 for the minimum and maximum data rates for the different modulation formats.

Table 5-3. Data Rate Step Size (Assuming a 26-MHz crystal)

Min Data Rate

Typical Data Rate

Max Data Rate

Data rate Step Size

[kBaud]

0.6

1.0

0.79

0.0015

0.79

1.2

1.58

0.0031

1.59

2.4

3.17

0.0062

3.17

4.8

6.33

0.0124

6.35

9.6

12.7

0.0248

12.7

19.6

25.3

0.0496

25.4

38.4

50.7

0.0992

50.8

76.8

101.4

0.1984

101.6

153.6

202.8

0.3967

203.1

250

405.5

0.7935

406.3

500

1.5869

Detailed Description

Submit Documentation Feedback

Product Folder Links: CC113L

CC113LRGPR Scheda tecnica(PDF) 24 Page - Texas Instruments

CC113LRGPR Scheda tecnica(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Scheda tecnica Scarica

Link URL