Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MS622424 Scheda tecnica(PDF) 7 Page - Mosel Vitelic, Corp

Il numero della parte MS622424
Spiegazioni elettronici  HIGH PERFORMANCE 8K x 24 BIT CMOS COLOR MAP
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MOSEL [Mosel Vitelic, Corp]
Homepage  http://www.moselvitelic.com
Logo MOSEL - Mosel Vitelic, Corp

MS622424 Scheda tecnica(HTML) 7 Page - Mosel Vitelic, Corp

Back Button MS622424 Datasheet HTML 3Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 4Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 5Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 6Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 7Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 8Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 9Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 10Page - Mosel Vitelic, Corp MS622424 Datasheet HTML 11Page - Mosel Vitelic, Corp  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
8-7
MS622424
MOSEL VITELIC
MS622424 Rev. 1.0 January 1995
Pin Descriptions (Cont’d)
Pin Name
Description
RSB
Reset input pin. This asynchronous system reset initializes state machines and
resets the Address, Status, and Color Buffer registers. It also resets the Write
FIFO so that it is empty of any contents. It resets command register bits CB2–CB7
and sets bits CB0–CB1. During a reset, CONFIGBUS0–CONFIGBUS7 are in
tri-state. This pin is active low.
AFB
The FIFO status output pin. This active low output indicates that the Write FIFO is
half or almost full. This active low output can be programmed by a bit in the
Command Register to indicate that the FIFO is at least half full or is almost full
(eight or less empty locations left).
FFB
The FIFO status output pin. This active low output indicates that the Write FIFO
is full.
VSS/TEST
This pin should be grounded for normal operation.
BD.REV(0-3)
Board revision input pins. These input pins can be pull-up to VDD or pull-down to
VSS. The BD.REV data can be read though the revision register.
INPUT
POUT(0-23)
PIX.IN(0-23)
PIPE.IN(0-3)
ADDRESS
DECODER
SENSE
AMPLIFIER
OUTPUT
CLOCK.IN
PIPE.OUT(0-3)
LATCH 1
LATCH 4
LATCH 2
LATCH 3
24
4
Internal Pipeline Data Path for Pixel and Pipe Input Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com