TAS5706PAPRG4 datasheet(28/62 Pages) TI

Il numero della parte	TAS5706PAPRG4

Spiegazioni elettronici	20-W Stereo Digital Audio Power Amplifier with EQ and DRC

PDF	62 Pages

Scroll/Zoom	100%

Produttore elettronici	TI [Texas Instruments]

Homepage	http://www.ti.com

Logo

28 / 62 page

www.ti.com

Right-Justified

SCLK

32Clks

LRCLK

LeftChannel

24-BitMode

20-BitMode

16-BitMode

MSB

LSB

SCLK

32Clks

RightChannel

2-ChannelRight-Justified(SonyFormat)StereoInput

T0034-03

MSB

LSB

TAS5706

SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when

it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at

32, 48, or 64

× f

S is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for

24-bit data) after LRCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before

LRCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The DAP masks

unused leading data bit positions.

Figure 36. Right Justified 64-fS Format

Submit Documentation Feedback

Product Folder Link(s): TAS5706

TAS5706PAPRG4 Scheda tecnica(PDF) 28 Page - Texas Instruments