MPC8260 datasheet(12/16 Pages) FREESCALE

Il numero della parte	MPC8260

Spiegazioni elettronici	UPM Timing Diagram

PDF	16 Pages

Scroll/Zoom	100%

Produttore elettronici	FREESCALE [Freescale Semiconductor, Inc]

Homepage	http://www.freescale.com

Logo

12 / 16 page

MPC8260 UPM Timing Diagram, Rev. 2

Freescale Semiconductor

UPM ARTRY Cycle

Figure 7 shows the UPM burst read/write on a 64-bit port.

Figure 7. UPM Burst Read/Write on 64-Bit Port

3UPM ARTRY Cycle

In 60x-compatible mode, the address transfer can be terminated with the requirement to retry if ARTRY

is asserted during the address tenure and through the cycle following AACK. The assertion causes the

entire transaction (address and data tenure) to be rerun.

CLKIN

ADDR

DATA

PSDVAL

PGPLx

addr

Note:

1 Example RAM words for burst read:

08: 08ea a800

09: 00a0 0004 // UTA=1

0a: 00a0 0004 // UTA=1

0b: 00a0 0004 // UTA=1

0c: 00a0 0004 // UTA=1

0d: 01b5 5401

2 A burst write starts at RAM address 0x20

3 Care should be taken to program the correct number of UTAs in the burst code so that the UPM generates the

required number of PSDAL signals for a burst.

D0 D1 D2 D3

MPC8260 Scheda tecnica(PDF) 12 Page - Freescale Semiconductor, Inc