TDA7500A datasheet(3/40 Pages) STMICROELECTRONICS

3 / 40 page

3/40

TDA7500A

PIN DESCRIPTION

N°

Name

Type

Description

GND1

Ground pin dedicated to the digital circuitry.

VDD1

Supply pin dedicated to the digital circuitry.

TESTEN

Test Enable (Input). When low, puts the chip into test mode and

muxes the XTI clock to all flip-flops. When TEST_SE is also

active, the scan chain shifting is enabled. To be connected to

Vdd in operating mode.

TESTSE

SCAN Enable (Input). When high with TESTEN also active,

controls the shifting of the internal scan chains. When active with

TESTEN not active, sets all tri-state outputs into hi-impedance

mode. To be connected to GND in operating mode.

NRESET

System Reset (Input). A low level applied to NRESET input

initializes the IC.

SCKM/DSP0_GPIO0

I/O

I2C Serial Clock Line (Input/Output)/SPI Bit Clock (Input)/

General Purpose I/O (Input/Output). Clock line for I2C bus. If SPI

interface is enabled, behaves as SPI bit clock. Optionally it can

be used as general purpose I/O controlled by DSP0.

MISOM/DSP0_GPIO1

I/O

I2C Serial Data Line (Input/Output)/SPI Master Input Slave

Output Serial Data (Input/Output)/General Purpose I/O (Input/

Output). Data line for I2C bus. If SPI is enabled, behaves as

Serial Data Input when in SPI Master Mode and Serial Data

Output when in SPI Slave Mode. Optionally it can be used as

general purpose I/O controlled by DSP0.

MOSIM/DSP0_GPIO2

I/O

SPI Master Output Slave Input Serial Data (Input/Output)/

General Purpose I/O (Input/Output). Serial Data Output when in

SPI Master Mode and Serial Data Input when in SPI Slave

Mode. Optionally it can be used as general purpose I/O

controlled by DSP0.

SSM/DSP0_GPIO3

SPI Slave Select (Input)/General Purpose I/O (Input/Output). If

SPI is enabled, behaves as Slave Select line for SPI bus.

Optionally it can be used as general purpose I/O controlled by

DSP0.

SCKD/DSP0_GPIO4

SPI Bit Clock (Input)/General Purpose I/O (Input/Output). SPI bit

clock. Optionally it can be used as general purpose I/O

controlled by DSP0.

MISOD/DSP0_GPIO5

I/O

SPI Master Input Slave Output Serial Data (Input/Output)/

General Purpose I/O (Input/Output). Behaves as Serial Data

Input when in SPI Master Mode and Serial Data Output when in

SPI Slave Mode. Optionally it can be used as general purpose I/

O controlled by DSP0.

MISOD/DSP0_GPIO6

I/O

SPI Master Output Slave Input Serial Data (Input/Output)/

General Purpose I/O (Input/Output). Serial Data Output when in

SPI Master Mode and Serial Data Input when in SPI Slave

Mode. Optionally it can be used as general purpose I/O

controlled by DSP0.

SSD/DSP0_GPIO7

SPI Slave Select (Input)/General Purpose I/O (Input/Output).

Behaves as Slave Select line for SPI bus. Optionally it can be

used as general purpose I/O controlled by DSP0.

TDA7500A Scheda tecnica(PDF) 3 Page - STMicroelectronics

TDA7500A Scheda tecnica(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Scheda tecnica Scarica

Link URL