Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

EM488M1644VTC Scheda tecnica(PDF) 3 Page - Eorex Corporation

Il numero della parte EM488M1644VTC
Spiegazioni elettronici  128Mb (2M횞4Bank횞16) Synchronous DRAM
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  EOREX [Eorex Corporation]
Homepage  http://www.eorex.com
Logo EOREX - Eorex Corporation

EM488M1644VTC Scheda tecnica(HTML) 3 Page - Eorex Corporation

  EM488M1644VTC Datasheet HTML 1Page - Eorex Corporation EM488M1644VTC Datasheet HTML 2Page - Eorex Corporation EM488M1644VTC Datasheet HTML 3Page - Eorex Corporation EM488M1644VTC Datasheet HTML 4Page - Eorex Corporation EM488M1644VTC Datasheet HTML 5Page - Eorex Corporation EM488M1644VTC Datasheet HTML 6Page - Eorex Corporation EM488M1644VTC Datasheet HTML 7Page - Eorex Corporation EM488M1644VTC Datasheet HTML 8Page - Eorex Corporation EM488M1644VTC Datasheet HTML 9Page - Eorex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
eorex
EM488M1644VTC
Jul. 2006
www.eorex.com
Pin Description (Simplified)
Pin
Name
Function
38
CLK
(System Clock)
Master clock input (Active on the positive rising edge)
19
/CS
(Chip Select)
Selects chip when active
37
CKE
(Clock Enable)
Activates the CLK when “H” and deactivates when “L”.
CKE should be enabled at least one cycle prior to new
command. Disable input buffers for power down in standby.
23~26, 22, 29~35
A0~A11
(Address)
Row address (A0 to A11) is determined by A0 to A11 level at
the bank active command cycle CLK rising edge.
CA (CA0 to CA8) is determined by A0 to A8 level at the read or
write command cycle CLK rising edge.
And this column address becomes burst access start address.
A10 defines the pre-charge mode. When A10= High at the
pre-charge command cycle, all banks are pre-charged.
But when A10= Low at the pre-charge command cycle, only the
bank that is selected by BA0/BA1 is pre-charged.
20, 21
BA0, BA1
(Bank Address)
Selects which bank is to be active.
18
/RAS
(Row Address Strobe)
Latches Row Addresses on the positive rising edge of the CLK
with /RAS “L”. Enables row access & pre-charge.
17
/CAS
(Column Address Strobe)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
16
/WE
(Write Enable)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
39/15
UDQM/LDQM
(Data Input/Output Mask)
DQM controls I/O buffers.
2, 4, 5, 7, 8, 10,
11, 13, 42, 44, 45,
47, 48, 50, 51, 53
DQ0~DQ15
(Data Input/Output)
DQ pins have the same function as I/O pins on a conventional
DRAM.
1,14,27/
28,41,54
VDD/VSS
(Power Supply/Ground)
VDD and VSS are power supply pins for internal circuits.
3, 9, 43, 49/
6, 12, 46, 52
VDDQ/VSSQ
(Power Supply/Ground)
VDDQ and VSSQ are power supply pins for the output buffers.
36,40
NC
(No Connection)
This pin is recommended to be left No Connection on the
device.
3/17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com