Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

M34C02 Scheda tecnica(PDF) 8 Page - STMicroelectronics

Il numero della parte M34C02
Spiegazioni elettronici  2 Kbit Serial I²C Bus EEPROM For DIMM Serial Presence Detect
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M34C02 Scheda tecnica(HTML) 8 Page - STMicroelectronics

Back Button M34C02 Datasheet HTML 4Page - STMicroelectronics M34C02 Datasheet HTML 5Page - STMicroelectronics M34C02 Datasheet HTML 6Page - STMicroelectronics M34C02 Datasheet HTML 7Page - STMicroelectronics M34C02 Datasheet HTML 8Page - STMicroelectronics M34C02 Datasheet HTML 9Page - STMicroelectronics M34C02 Datasheet HTML 10Page - STMicroelectronics M34C02 Datasheet HTML 11Page - STMicroelectronics M34C02 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
M34C02
8/19
Setting the Protection, Using the Protection
Register
The M34C02 has a software write-protection
function, using the Protecton Register, that allows
the bottom half of the memory area (addresses
00h to 7Fh) to be permanently write protected. The
write protection feature is activated by writing once
to the Protection Register (with the WC input held
at VSS).
The Protection Register is accessed with the
device select code set to 0110b (as shown in
Table 3), and the E2-E1-E0 bits set according to
the states being applied to the E2-E1-E0 pins. As
The sequence, as shown in Figure 7, is:
– Initial condition: a Write is in progress.
– Step 1: the master issues a START condition
followed by a Device Select Code (the first byte
of the new instruction).
– Step 2: if the memory is busy with the internal
write cycle, no Ack will be returned and the
master goes back to Step 1. If the memory has
terminated the internal write cycle, it responds
with an Ack, indicating that the memory is ready
to receive the second part of the next instruction
(the first byte of this instruction having been sent
during Step 1).
Figure 9. Read Mode Sequences
Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 3rd bytes) must be identical.
DEV SEL *
BYTE ADDR
DEV SEL
DATA OUT 1
AI01942
DATA OUT N
CURRENT
ADDRESS
READ
DEV SEL
DATA OUT
RANDOM
ADDRESS
READ
DEV SEL *
DATA OUT
SEQUENTIAL
CURRENT
READ
DATA OUT N
DEV SEL *
BYTE ADDR
SEQUENTIAL
RANDOM
READ
DEV SEL *
DATA OUT 1
ACK
R/W
NO ACK
ACK
R/W
ACK
ACK
R/W
ACK
ACK
ACK
NO ACK
R/W
NO ACK
ACK
ACK
R/W
ACK
ACK
R/W
ACK
NO ACK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com