M48T251YPM datasheet(6/24 Pages) STMICROELECTRONICS

6 / 24 page

M48T251Y, M48T251V

6/24

OPERATION MODES

Table 2. Operating Modes

Note: X = VIH or VIL; VSO = Battery Back-up Switchover Voltage

1. See Table 12., page 20 for details.

READ

A READ cycle executes whenever WRITE Enable

(WE) is high and Chip Enable (CE) is low (see Fig-

ure 5.). The distinct address defined by the 19 ad-

dress inputs (A0-A18) specifies which of the 512K

bytes of data is to be accessed. Valid data will be

accessed by the eight data output drivers within

the specified Access Time (tACC) after the last ad-

dress input signal is stable, the CE and OE access

times, and their respective parameters are satis-

fied. When CE tACC and OE tACC are not satisfied,

then data access times must be measured from

the more recent CE and OE signals, with the limit-

ing parameter being tCO (for CE) or tOE (for OE) in-

stead of address access.

Figure 5. Memory READ Cycle

Note: WE is high for a READ cycle.

Mode

VCC

DQ7-DQ0

Power

Deselect

4.5V to 5.5V

3.0V to 3.6V

VIH

High-Z

Standby

WRITE

VIL

DIN

Active

READ

VIL

VIH

DOUT

Active

READ

VIL

VIH

High-Z

Active

Deselect

VSO to VPFD (min)

(1)

High-Z

CMOS Standby

Deselect

≤ VSO(1)

High-Z

Battery Back-Up

DQ0 - DQ7

ADDRESSES

DATA OUTPUT

VALID

tOD

tODO

tOE

tRC

tCO

tACC

tCOE

tOH

AI04230

M48T251YPM Scheda tecnica(PDF) 6 Page - STMicroelectronics

M48T251YPM Scheda tecnica(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Scheda tecnica Scarica

Link URL