| Motore di ricerca datesheet componenti elettronici |
|
LM2507GR Scheda tecnica(PDF) 18 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM2507GR Scheda tecnica(HTML) 18 Page - National Semiconductor (TI) |
|
18 / 22 page ![]() Application Information (Continued) DISPLAY APPLICATION The LM2507 chipset is intended for interfacing between a host (processor) and a Display. It supports a 16, 9 or 8-bit i80 CPU style interfaces and can be configured as shown in Figure 19. The Display side parallel bus may be connected to one or two displays. Each display has its own chipselect signal. The multidrop bus should be laid out to minimize any resulting stub lengths. If only one display is required, the unused CS* master input must be tied off (High, disabled). The unused CS* slave output should be left as a no-connect (NC). If a 8-bit or 9-bit CPU bus width is desired, the unused master inputs must be tied off (connect to Ground). The unused Slave outputs should be left as no-connects. 20186062 FIGURE 18. MPL Interface Layout – microArray to LLP Package 20186001 FIGURE 19. CPU Mode Display Interface Application www.national.com 18 |
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |