AS7341 datasheet(46/69 Pages) AMSOSRAM

46 / 69 page

Document Feedback

AS7341

Datasheet

• PUBLIC

DS000504

• v3-00 • 2020-Jun-25

│ 45

STATUS Register (Address 0x93)

The primary status register for AS7341 indicates if there are saturation or interrupt events that need to

be handled by the user. This register is self-

clearing, meaning that writing a “1” to any bit in the

indicated event(s) and then write the register value back to STATUS to clear the handled events.

Writing “0” will not clear those bits if they have a value of “1”, which means that new events that

occurred since the last read of the STATUS register will not be accidentally cleared.

Figure 63:

STATUS Register

Addr: 0x93

STATUS

Bit

Bit Name

Default

Access

Bit Description

ASAT

R, SC

Spectral and Flicker Detect saturation.

If ASIEN is set, indicates Spectral saturation. Check

STATUS2 register to distinguish between analog or

digital saturation.

6:4

reserved

AINT

R, SC

Spectral Channel Interrupt.

If SP_IEN is set, indicates that a spectral event that

met the programmed thresholds and persistence

(APERS) occurred.

FINT

R, SC

FIFO Buffer Interrupt.

If FIEN is set, indicates that the FIFO_LVL fulfills the

threshold condition. If cleared by writing 1, the

interrupt will be asserted again as more data is

collected. To fully clear this interrupt, all data must

be read from the FIFO buffer.

C_INT

R, SC

Calibration Interrupt.

SINT

R, SC

System Interrupt.

If SIEN is set, indicates that system interrupt is set.

Refer to Status5 register.

STATUS 2 Register (Address 0xA3)

Figure 64:

STATUS 2 Register

Addr: 0xA3

STATUS 2

Bit

Bit Name

Default

Access

Bit Description

reserved

AVALID

Spectral Valid.

Indicates that the spectral measurement has been

completed

reserved

AS7341 Scheda tecnica(PDF) 46 Page - ams-OSRAM AG

AS7341 Scheda tecnica(HTML) 46 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Scheda tecnica Scarica

Link URL