R5F5671CDDFB datasheet(11/179 Pages) RENESAS

11 / 179 page

RX671 Group

1. Overview

R01DS0373EJ0120 Rev.1.20

Page 11 of 179

Sep 30, 2024

Note 1. When the realtime clock is not used, initialize the registers in the time clock according to description in section 31.6.8,

Initialization Procedure When the Realtime Clock is Not to be Used in the User’s Manual: Hardware.

Note 2. The product part number differs according to whether or not the MCU includes the encryption function.

Note 3. The low CL crystal unit cannot be used when the VBATT voltage is less than 2.0 V.

Encryption

function

Trusted Secure IP

(TSIP)*2

 Access management circuit

 Encryption engine

Common key encryption: AES (compliant with NIST FIPS PUB 197), TDES, ARC4

Public key encryption: RSA, ECC

Hash functions: SHA1, SHA224, SHA256, MD5, GHASH

 Other features

TRNG (true-random number generator)

Prevention from illicit copying of a key

Operating frequency

Up to 120 MHz

Power supply voltage

VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7

 VREFH0  AVCC0,

VBATT = 1.62*3 to 3.6 V

Operating temperature

D-version: –40 to +85°C

G-version: –40 to +105°C

Package

145-pin TFLGA (PTLG0145JC-A)

145-pin TFLGA (PTLG0145KB-A)

144-pin LFQFP (PLQP0144KA-B)

100-pin TFLGA (PTLG0100JB-A)

100-pin LFQFP (PLQP0100KB-B)

64-pin TFBGA (PTBG0064KB-A)

64-pin LFQFP (PLQP0064KB-C)

48-pin HWQFN (PWQN0048KC-A)

Debugging interface

JTAG and FINE interfaces

Table 1.1

Outline of Specifications (10/10)

Classification

Module/Function

Description

R5F5671CDDFB Scheda tecnica(PDF) 11 Page - Renesas Technology Corp

R5F5671CDDFB Scheda tecnica(HTML) 11 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL